

7/

STANT COMMISSIONER FOR PATENTS Shington, D.C. 20231

Tansmitted herewith for filing is an application of Inventor(s): Martin VORBACH, and Robert MÜNCH.

For: "IO- UND SPEICHERBUSSYSTEM FÜR DFPs SOWIE BAUSTEINEN MIT ZWEI- ODER MEHRDIMENSIONALER PROGRAMMIERBAREN ZELLSTRUKTUREN", ("IO AND MEMORY BUS SYSTEM FOR DFPs AS WELL AS MODULES HAVING TWO- OR MULTIDIMENSIONAL PROGRAMMABLE CELL STRUCTURES")

Enclosed are:

- 18 sheets of specification, 2 sheets of claims.
- 1 11 sheets of drawing(s).
 - An Assignment of the invention to .
- A certified copy of _____.
- A declaration/power of attorney. (Unsigned)
- An Information Disclosure Statement.

The filing fee has been calculated as shown below:

and the	(Col. 1)	(Col. 2)	
FOR:	NO. FILED	NO. EXTRA	
BASIC FEE			
TOTAL CLAIMS	18- 20=	* 0	
INDEP CLAIMS	1 - 3=	* 0	
MULTIPLE DEPENDENT CLAIM PRESENTED			

^{*} If the difference in Col. 1 is less than zero, enter "0" in Col. 2

SMALL	ENTITY
RATE	FEE
	\$395
x11	\$
X41	\$
x135	\$
TOTAL	\$

OR OR OR OR

<u>OR</u>

OTHER THAN A SMALL ENTITY		
RATE	FEE	
	\$790	
x22	\$0	
x82	\$0	
x 270	\$0	
TOTAL	\$790	

- Please charge my Deposit Account No. 11-0600 in the amount of \$790.00 to cover the filing fee. A duplicate copy of this sheet is enclosed.
- \square A check to cover the filing fee is enclosed.
- The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 11-0600. A duplicate copy of this sheet is enclosed.
 - Any additional filing fees required under 37 CFR 1.16.
 - Any patent application processing fees under 35 CFR 1.17.

The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 11-0600. A duplicate copy of this sheet is enclosed.

- Any patent application processing fees under 37 CFR 1.17.
- The issue fee set in 37 CFR 1.18 at or before mailing of the Notice of Allowance, pursuant to 37 CFR 1.311(b).
- Any filing fees under 35 CFR 1.16 for presentation of extra claims.

RESPECTFULLY SUBMITTED,

KENYON & KENYON

ONE BROADWAY

NEW YORK N.Y. 18004

Michelle M. Carniaux (Reg. No. 36,098

ate: 10/8/97

- Ilc lor \$

MAR 2 7 1998

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

RESPONSE NOTICE TO FILE MISSING PARTS OF APPLICATION - FILING DATE GRANTED

Docket Number 2885/10

Application Number 08/947,254

Filing Date
October 8, 1997

Examiner
Not yet assigned

Art Unit

Invention Title

I/O AND MEMORY BUS SYSTEM FOR DFPs AND UNITS WITH TWO- OR MULTI-DIMENSIONAL PROGRAMMABLE CELL ARCHITECTURES

Inventor(s)

VORBACH et al.

Assistant Commissioner for Patents Washington D.C. 20231

Attn.: Box Missing Parts

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on

Date. 24 March 1998

Reg. No. 36,098

Signature:

ture: Michelle M. Carniaux

To complete the filing requirements for the above-referenced application under 37 C.F.R. §1.51, enclosed please find:

- 1. Copy of Notice to File Parts of Application Filing Date Granted mailed February 11, 1998;
- 2. Declaration;
- 3. Literal English translation of application and Affidavit of Accuracy for Literal Translation;
- 4. Power of Attorney by Assignee of Entire Interest;
- 5. Certificate Under 37 C.F.R. 3.73(b), along with copies of Assignment;
- 6. Verified Statement Claiming Small Entity Status;
- 7. Preliminary Amendment, Substitute Specification and Marked-Up Copy;
- 8. Certified copy of German Application No. 196 54 595.1 from which the benefit of foreign priority has been claimed;
- 9. Assignment to PACT GMBH and Recordation Cover Sheet; and
- 10. Request for Corrected Filing Receipt.

Please note that the Notice to File Missing Parts specifies payment of \$260.00 (including \$130 fee for English Translation) for large entity status. Applicant has filed a Verified Statement Claiming Small Entity and therefore requests that the charge for filing Missing Parts be \$195.00, including charge for English Translation. The Commissioner is hereby authorized to charge payment of \$195.00 fee for the filing of Missing Parts to Kenyon & Kenyon, deposit account number 11-0600. A duplicate copy of this sheet is enclosed.

The Commissioner is also hereby authorized to charge any other fees associated with this communication and during the pendency of this application or credit any overpayment to the deposit account of **Kenyon & Kenyon**, deposit account number 11-0600:

- A. Any additional filing fees required under 37 C.F.R. § 1.16;
- B. Any additional patent application processing fees under 37 C.F.R. § 1.17;
- C. Any additional patent issue fees under 37 C.F.R. § 1.18;
- D. Any additional document supply fees under 37 C.F.R. § 1.19;
- E. Any additional post-patent processing fees under 37 C.F.R. § 1.20; or
- F. Any additional miscellaneous fees under 37 C.F.R. § 1.21.

Dated: 24 March 1998

By:

Michelle M. Carniaux (Reg. No. 36,098)

KENYON & KENYON

One Broadway

New York, N.Y. 10004

(212) 425-7200 (telephone)

(212) 425-5288 (facsimile)

不知事等 医下沟 医二甲二氏管 人名英西西 医精神病 医克里奇氏病

J.

[2885/10]

STATES PATENT AND TRADEMARK OFFICE

Inventor(s)

Martin VORBACH et al.

Serial No.

08/947,254

:

Filed

October 8, 1997

For

I/O AND MEMORY BUS SYSTEM FOR DFPs AND

UNITS WITH TWO- OR MULTI-DIMENSIONAL

PROGRAMMABLE CELL ARCHITECTURES

Examiner

To Be Assigned

Art Unit

To Be Assigned

Assistant Commissioner

for Patents

Washington D.C. 20231 I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed

to: Assistant Commissioner for Patents, Washington, D.C. 20231 on

Date 24 March 1998

Reg. No 36,098

Signature:

Michelle M. Carniaux

PRELIMINARY AMENDMENT

SIR:

Kindly amend the above-identified application before examination, as set forth below.

In the Specification:

Please replace the original specification with the attached substitute specification.

In the Abstract:

Please delete the original abstract, and insert in its place the following:

ABSTRACT

A bus system is provided which combines a number of internal lines, and leads them as a bundle to terminals. The internal lines are positioned within a processing unit having a multi-dimensional cell architecture.--

In the Claims:

1. (A) 1. (A)

Please delete "Patent claims" and in its place insert -- WHAT IS CLAIMED IS:--.

Please cancel original claims 1-18, without prejudice.

Please add the following new claims:

--19. (New) A bus system, comprising:

a processing unit, the processing unit having a multidimensional programmable cell architecture; and

a first plurality of individual lines positioned within the processing unit, the first plurality of individual lines being bundled;

wherein the first plurality of individual lines provide a means to communicate between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device.

20. (New) The bus system of claim 19, further comprising: at least one interface unit coupled to the plurality of individual lines, the at least one interface unit combining the plurality of individual lines to form the bus system.

- 21. (New) The bus system of claim 20, further comprising:

 at least one state machine for controlling the at least
 one interface unit.
- 22. (New) The bus system of claim 21, wherein the at least one state machine controls an external bus.
- 23. (New) The bus system of claim 20, further comprising:
 an address generator in communication with the
 processing unit, the address generator for generating an
 address for selecting a unit coupled to the bus system.
- 24. (New) The bus system of claim 20, further comprising:
 a second plurality of lines coupled to the at least one
 interface unit, the second plurality of lines for at least
 one of reading data and writing data.
- 25. (New) The bus system of claim 20, further comprising: at least one internal bus system coupled to the at least one interface unit, the at least one internal bus system including a plurality of individual lines, the at least one internal bus system for at least one of reading data and writing data.

lp.

- 26. (New) The bus system of claim 20, further comprising: at least one register coupled to the plurality of lines for managing and controlling the bus system.
- 27. (New) The bus system of claim 20, the bus system further comprising:
- a bus master unit coupled to the plurality of lines for controlling the bus system; and

a plurality of slave units in communication with the bus master unit.

- 28. (New) The bus system of claim 27, wherein control of the bus system is transferred dynamically from the bus master unit to another unit coupled to the bus system.
- 29. (New) The bus system of claim 28, wherein at least one of the plurality of slave units request control of the bus system.
- 30. (New) The bus system of claim 20, further comprising:
 a register in communication with the at least one
 interface, the register indicating whether data is stored in
 the at least one interface.

\$,

- 31. (New) The bus system of claim 20, wherein the at least one interface is at least one of integral with the processing unit and formed by a configuration of at plurality of logic cells, each of the plurality of logic cells implementing simple logical functions according to a logic cell configuration.
- 32. (New) The bus system of claim 20, wherein the plurality of interfaces are configured by at least one of a primary logic unit and the processing unit.
- 33. (New) The bus system of claim 32, wherein the primarily logic unit is at least partially integrated with the processing unit.

34. (New) The bus system of claim 20, further comprising: at least one connection to at least one of a DFP, an FPGA, and a DPGA.--

Remarks

This Preliminary Amendment cancels, without prejudice, original claims 1-18, and adds new claims 19-34. The new claims conform the claims to U.S. Patent and Trademark Office rules and do not add new matter.

The substitute specification and the amendments to the abstract are to conform the specification and abstract to U.S. Patent and Trademark Office rules. The substitute specification and the amendments to the abstract do not add new matter to the application.

Applicant asserts that the present invention is new, non-obvious, and useful. Prompt consideration and allowance of the present application are earnestly solicited.

Respectfully submitted,

Dated: 24 march 1998

Michelle M. Carniaux

Reg. No. 36,098

KENYON & KENYON
One Broadway
New York, NY 10004
(212) 425-7200

[2885/10]

I/O and Memory Bus System for DFPs and Units with Two- or Multi-Dimensional Programmable Cell Architectures

- 1. Background of the invention
- 1.1 Background art

5

10

15

20

25

1.1.1 ... in DFP-based systems

In DFPs according to German Patent DE 44 16 881 A1, the lines of each edge cell, i.e., a cell at the edge of a cell array, often in direct contact with the terminals of the unit, are guided out via the terminals of the unit. The lines do not have any specific function, and instead they assume the function written in the edge cells. If several DFPs are interconnected, all terminals are connected to form a matrix.

1.1.2 ... in systems with two- or multi-dimensional programmable cell architectures (FPGAs, DPGAs)

In systems with two- or multi-dimensional programmable cell architectures (FPGAs, DPGAs), a certain subset of internal bus systems and lines of the edge CELLS are connected to the outside via the unit terminals. The lines do not have any specific function, and instead they assume the function written in the edge cells. If several FPGAs/DPGAs are interconnected, the terminals assume the function implemented in the hardware or software.

- 1.2Problems
- 30 1.2.1 ... in DFP-based systems

The wiring expense for the periphery or for interconnecting DFPs is very high, because the programmer must also ensure at the same time that the respective functions are integrated into the cells of the DFP(s). For connecting a memory, a memory management unit must be integrated into the unit. For connection of peripherals, these must be supported, just as cascading of DFPs must be similarly taken into account. The expense is relatively high, and at the same time, area on the unit is lost for the respective implementations.

1.2.2 ... in systems with two- or multi-dimensional programmable cell architectures (FPGAs, DPGAs)

The above also applies to FPGAs and DPGAs, in particular when they are used for implementation of algorithms and when they work as arithmetic (co)processors.

1.3Improvement through the invention; object

The expense of wiring, in particular the number of unit terminals, is greatly reduced. A uniform bus system operates without any special consideration by the programmer. There is permanent implementation of the bus system control. Memories and peripherals can be connected to the bus system without any special measures. Likewise, units can be cascaded with the help of the bus system.

2. Description of the invention

2.10verview of the invention, Abstract

The invention describes a general bus system which combines a number of internal lines and leads them as a bundle to the terminals. The bus system control is predefined and does not require any influence by the

LITERAL TRANSLATION

5

10

15

20

25

30

35

2.2Detailed description of the invention

5

10

15

20

The following description encompasses several architectures which are conventionally controlled and configured by a primary logic unit, as in DFPs, FPGAs, DPGAs, etc. Parts of the primary logic unit may be integrated on the unit. As an alternative, there is the possibility (Figures 6, 7) of dynamically controlling or reconfiguring the architectures directly through the unit itself. The architectures may be implemented in a permanent form on the unit, or they may be created only by configuring and possibly combining multiple logic cells, i.e., configurable cells which fulfill simple logical or arithmetic functions according to their configuration (cf. DFP, FPGA, DPGA).

2.2.1 Bundling internal lines

To obtain appropriate bus architectures, a plurality of 25 internal lines are combined in buses (I-BUSn, where n denotes the number of the bus). The lines may be internal bus systems or lines of the edge cells. For write access to the external bus (E-Bus) over clocked latches or registers (I-GATE-REG), the individual buses are 30 connected to gates that function as switches to the E-BUS. Such a unit is called an OUTPUT CELL. Access to the E-BUS takes place in such a way that the individual latches are switched via the gates to the common E-BUS. There is always only one gate open. Each I-BUSn has a 35 unique identification number (n: e.g., I-BUS1, I-BUS976, ...).

For read access, the incoming E-BUS is stored temporarily in clocked latches or registers (E-GATE-REG) and then distributed over the gates to the I-BUSn. Such a unit is called an INPUT CELL. Pick up from the E-BUS takes place in such a way that an E-BUS transfer is written into one or more E-GATE-REGs. The E-GATE-REGs can then be switched either individually or together to their internal bus systems.

The read/write accesses can take place in any order.

Under some circumstances, it is appropriate to subdivide the internal buses I-BUSn into two groups, the writing output buses IO-BUSn and the reading input buses II-BUSn.

2.2.2 Address generation

5

15

20

25

30

35

For most accesses to external units, it is necessary to generate addresses for selecting a unit or parts of a unit. The addresses may be permanent, i.e., they do not change (this is the case especially with peripheral addresses) or the addresses may change by (usually) fixed values with each access (this is the case especially with memory addresses). For generating the addresses, there are programmable counters for read accesses and programmable counters for write accesses. The counters are set at a base value by the PLU, which is the unit that configures the configurable units (DFPs, FPGAs, DPGAs, etc.) based on cell architecture. With each access to the gate, the counter is incremented or decremented by a value defined by the PLU, depending on the setting. Likewise, each counter can also be used as a register, which means that counting is not performed with each access, and the value set in the counter is unchanged. The value of the counter belonging to the gate is assigned as an address to each bus transfer. The counter is set by a setting register (MODE PLUREG) to which the PLU has write access.

2.2.3 Masks and states

Each gate is assigned a number of bits in MODE PLUREG which is described below, indicating whether the gate is active or is skipped by the controller, i.e., is masked out (MASK). This means that the gate is skipped in running through all gates to connect to the respective bus system.

- 10 The following mask records are conceivable:
 - always skip the INPUT/OUTPUT CELL,
 - → skip the INPUT/OUTPUT CELL only in writing,
 - skip the INPUT/OUTPUT CELL only in reading if the E-BUS MASTER has not accessed the INPUT/OUTPUT CELL,
 - never skip the INPUT/OUTPUT CELL.

Each gate is assigned a state register which may be designed as an RS flip-flop. This register indicates whether data have been written into the register belonging to the gate.

2.2.4 MODE PLUREG

The MODE PLUREG can be written and read by the PLU. It serves to set the bus system.

One possible MODE PLUREG architecture from the standpoint of PLU

3	0	

5

15

Bit 1-	Bit k-l	Bit 2-k	Bit 1	Bit 0
m				
Mask	Predefi	Step	0 = additive	0 =
	ned	length	counting	register
	value		1 = subtractive	1 =
			counting	counter

Maskin	Settings	for	address	generator
g				

2.2.5 Description of the INPUT CELL

5

10

15

20

25

30

35

A distinction is made according to whether data go from the E-BUS to the unit (the component required for this is called the INPUT CELL) or whether data go from the unit to the E-BUS (the component required for this is called an OUTPUT CELL).

An INPUT CELL may be designed as follows. A latch (I-GATE-REG) which is controlled either by the external E-BUS MASTER or the internal state machine serves as a buffer for the data received from the E-BUS. The clock pulse of the latch is sent to (for example) an RS flip-flop (SET-REG) which retains access to the I-GATE-REG. Downstream from the I-GATE-REG is a gate (I-GATE) which is controlled by the state machine. The data goes from the I-GATE-REG to the I(I)-BUSN via the I-GATE.

In addition, there is a programmable incrementer/decrementer in the INPUT CELL. It can be controlled by the state machine after each active read access to the E-BUS to increment or decrement an adjustable value. It can also serve as a simple register. This counter generates the addresses for bus accesses where the unit is E-BUS MASTER. The addresses are sent to the E-BUS via a gate (ADR-GATE). The ADR-REG is controlled by the state machine.

The E-BUS MASTER can poll the state of the SET-REG via another gate (STATE-GATE). Each INPUT CELL has a MODE PLUREG in which the PLU configures the counter and turns the INPUT CELL on or off (masks it).

2.2.6 Description of the OUTPUT CELL

5

10

15

20

25

30

35

An OUTPUT CELL may be configured as follows. A latch (E-GATE-REG) which is controlled by the internal state machine provides buffer storage for the data obtained from the I-BUS.

In addition, there is a programmable incrementer/decrementer in the OUTPUT CELL. The clock signal of the latch is sent to (for example) an RS flipflop (SET-REG) which retains access to the E-GATE-REG. It can be controlled by the state machine after each read access to the E-BUS to increment or decrement an selectable value. It can also function as a simple register. This counter generates the addresses for bus accesses in which the unit is E-BUS MASTER.

The data of the E-GATE-REG, the addresses and the state of the SET-REG are sent to the E-BUS via a gate (E-GATE) which is controlled either by the external E-BUS MASTER or the internal state machine. Each OUTPUT CELL has a MODE PLUREG in which the PLU configures the counter and turns the OUTPUT CELL on and off (masks it).

2.2.7 Controlling the bus system

At a higher level than the individual gates, address generators and masks there is a controller consisting of a simple, known state machine. Two operating modes are differentiated:

1.An active mode in which the state machine controls the internal bus (I-BUS) and the external bus (E-BUS). This mode is called E-BUS MASTER because the state machine has control of the E-BUS.

2.A passive mode in which the state machine controls only

the internal bus (I-BUS). The E-BUS is controlled by another external unit. The state machine reacts in this mode to the requirements of the external E-BUS MASTER. This mode of operation is called E-BUS SLAVE.

5

10

1.

The controller manages the E-BUS protocol. The sequence differs according to whether the controller is functioning in E-BUS MASTER or E-BUS SLAVE mode. No bus protocol is described in this paper, because a number of known protocols can be implemented.

2.2.8 E-BUS MASTER and E-BUS SLAVE, EB-REG

The E-BUS control register (EB-REG) is provided to manage the data traffic on the E-BUS. It is connected in series with the gates and can be addressed and operated from the E-BUS. The data exchange can be regulated through the following records:

I-WRITE: indicates that the I-BUS is written completely into the INPUT/OUTPUT CELLs,

I-READ: indicates that the I-BUS has completely read the INPUT/OUTPUT CELLs,

E-WRITE:indicates that the E-BUS has been written

completely into the INPUT/OUTPUT CELLs,

E-READ:indicates that the E-BUS has completely read the

INPUT/OUTPUT CELLs.

The EB-REG is always active only on the side of the E-BUS SLAVE, and the E-BUS MASTER has read and write access to it.

- All I-... records are written by E-BUS SLAVE and read by E-BUS MASTER.
- \rightarrow All E-... records are written by E-BUS MASTER and read by E-BUS SLAVE.

An E-BUS SLAVE can request control of the E-BUS by setting the REQ MASTER bit in its EB-REG. If the E-BUS MASTER recognizes the REQ MASTER bit, it must relinquish the bus control as soon as possible. It does this by setting the MASTER bit in the EB-REG of an E-BUS SLAVE. It then immediately switches the E-BUS to passive mode. The old E-BUS SLAVE becomes the new E-BUS MASTER, and the old E-BUS MASTER becomes the new E-BUS SLAVE. The new E-BUS MASTER assumes control of the E-BUS. To recognize the first E-BUS MASTER after a RESET of the system, there is a terminal on each unit which indicates by the preset polarity whether the unit is E-BUS MASTER or E-BUS SLAVE after a RESET. The MASTER record in the EB-REG can also be set and reset by the PLU. The PLU must be sure that there are no bus collisions on the EB-BUS and that no ongoing transfers are interrupted.

2.2.9 E-BUS MASTER writes data to E-BUS SLAVE

The E-BUS MASTER can write data to the E-BUS SLAVE as follows:

 \neg The data transfer begins when the state machine of the E-BUS MASTER selects an OUTPUT CELL that is not masked out.

 $\neg \text{Data}$ has already been stored in the I-GATE REG, depending on the design of the state machine, or the data is stored now.

→The gate is activated.

- 30 →The valid read address is transferred to the bus.
 →The data goes to the E-BUS and is stored in the E-GATE
 REG of the E-BUS SLAVE.
 - → The SET-REG in the E-BUS SLAVE is thus activated.
 - → The gate in the E-BUS MASTER is deactivated.
- The address counter generates the address for the next access.
 - ightarrow The transfer is terminated for the E-BUS MASTER.

5

10

15

X...

- 5 1. The data gate is always open and the data goes directly from the E-GATE-REG to the I-BUSn.
 - 2. The state machine recognizes that SET-REG is activated, and it activates the gate, so that SET-REG can be reset.
- The E-BUS MASTER can notify the E-BUS SLAVE when a complete bus cycle is terminated (a bus cycle is defined as the transfer of multiple data strings to different E-GATE-REGs, where each E-GATE-REG may be addressed exactly once).
 - \rightarrow The E-BUS MASTER sets the E-WRITE bit in the EB-REG of the E-BUS SLAVE at the end of a bus cycle.
 - $\ensuremath{^{\rightarrow}}$ The E-BUS SLAVE can respond by polling the INPUT CELLs.
 - → When it has polled all the INPUT CELLs, it sets the I-READ bit in its EB-REG.
 - \rightarrow It then resets E-WRITE and all the SET-REGs of the INPUT CELLS.
 - The E-BUS MASTER can poll I-READ and begin a new bus cycle after its activation.
 - \rightarrow I-READ is reset by E-WRITE being written or the first bus transfer.
- The E-BUS SLAVE can analyze whether the INPUT CELLs

 can/must be read again on the basis of the status of the
 EB-REG or the individual SET-REGs of the INPUT CELLs.

2.2.10 E-BUS MASTER reads data from E-BUS SLAVE

From the standpoint of the E-BUS MASTER, there are two basic methods of reading data from the E-BUS SLAVE:

化二氯化丁烷甲基 man 11.15 医11.14 11.14 11.14 11.15 11.15 11.15 11.15 11.15 11.15 11.15 11.15 11.15 11.15 11.15 11.15 1

15

20

- 1.Method in which the E-BUS data goes directly to the I-BUS:
- The data transfer begins with the state machine of the E-BUS MASTER selecting an INPUT CELL which is not masked out.
- → The I-GATE and the ADR-GATE are activated.

→The valid read address is transferred to the bus.

- → The I-GATE-REG is transparent, i.e., it allows the data through to the I-BUSn.
- → The gate in the E-BUS MASTER is deactivated.
- The address counter generates the address for the next access.
- → The transfer is terminated for the E-BUS MASTER.
- 2.Method in which the E-BUS data is stored temporarily in the I-GATE-REG:
- The data transfer begins with the state machine of the E-BUS MASTER selecting an INPUT CELL which is not masked out.
- → The I-GATE and the ADR-GATE are activated.

→The valid read address is transferred to the bus.

- → I-GATE-REG stores the data.
- → The gate in the E-BUS MASTER is deactivated.
 - → The address counter generates the address for the next access.
 - \rightarrow The E-BUS transfer is terminated for the E-BUS MASTER.
- All INPUT CELLS involved in the E-BUS transfer, which can be ascertained on the basis of the masks in the MODE PLUREG or the state of the SET-REG, are run through and the data is transferred to the respective I-BUS.

For the E-BUS SLAVE, the access looks as follows:

35

5

10

15

20

25

- → The gate is activated by the E-BUS.
- The data and the state of any SET-REG that may be present go to the E-BUS.
- → The gate is deactivated.

5

The E-BUS MASTER can notify the E-BUS SLAVE when a complete bus cycle is terminated.

10

15

25

- To do so, at the end of a bus cycle, the E-BUS

 MASTER sets the E-READ bit in the EB-REG of the EBUS SLAVE.
- E-BUS SLAVE can react by writing to the OUTPUT CELLs anew.
- When it has written to all the OUTPUT CELLs, it sets the I-WRITE bit in its EB-REG.
- → In doing so, it resets E-READ and all the SET-REGS of the OUTPUT CELLS.
- \rightarrow The E-BUS MASTER can poll I-WRITE and begin a new bus cycle after its activation.
- ightarrow I-WRITE is reset by writing E-READ or the first bus transfer.

E-BUS SLAVE can evaluate on the basis of the state of the EB-REG or the individual SET-REGs of the OUTPUT CELLS whether the OUTPUT CELLs can/must be written anew.

2.2.11 Connection of memories and peripherals, cascading

In addition to cascading identical units (DFPs, FPGAs, DPGAs), memories and peripherals can also be connected as lower-level SLAVE units (SLAVE) to the bus system described here. Memories and peripherals as well as other units (DFPs, FPGAs) can be combined here. Each connected SLAVE analyzes the addresses on the bus and recognizes independently whether it has been addressed. In these modes, the unit addressing the memory or the peripheral,

i.e., the SLAVE units, is the bus MASTER (MASTER), i.e., the unit controls the bus and the data transfer. The exception is intelligent peripheral units, such as SCSI controllers that can initiate and execute transfers independently and therefore are E-BUS MASTERs.

2.2.12 Abstract

5

15

20

25

30

Through the method described here, bus systems can be connected easily and efficiently to DFPs and FPGAs. Both memories and peripherals as well as other units of the types mentioned above can be connected over the bus systems.

The bus system need not be implemented exclusively in DFPs, FPGAs and DPGAs. Hybrid operation of this bus system with traditional unit terminal architectures is of course possible. Thus the advantages of the respective technique can be utilized optimally.

Other sequencing methods are also conceivable for the bus system described here. However, they will not be detailed here because they are free embodiment options that do not depend on the basic principle described here.

3.Brief description of the diagrams

Figure 1:Drawing of a basic unit as a type A FPGA Figure 2:Drawing of a basic unit as a type B FPGA Figure 3:Drawing of a basic unit as a DFP

Figure 4:Line bundling in FPGAs

Figure 5:Line bundling in DFPs

Figure 6:An OUTPUT CELL

Figure 7:An INPUT CELL

Figure 8:Address generation

Figure 9:Complete bus system with controller

Figure 10: Connection of memories and peripherals

Figure 11: The EB-REG Figure 12: Embodiment

4. Detailed description of the diagrams

5

Figure 1 shows a known FPGA, where 0101 represents the internal bus systems, 0102 includes one or more FPGA cells. 0103 denotes subbuses which are a subset of 0101 and are connected to 0101 via switches (crossbars). 0103 can also manage internal data of 0102 that are not switched to 0101. The FPGA cells are arranged in a two-dimensional array. 0104 is an edge cell located at the edge of the array and is thus in direct proximity to the terminals at the edge of the unit.

15

20

人名 一門 我一一一一日日日本 山野 一日 海縣 医神经管 有罪之事 熟

10

Figure 2 shows another known FPGA. This embodiment does not work with bus systems like 0101 but instead mainly with next-neighbor connections (0201) which are direct connections from an FPGA cell (0203) to a neighboring cell. Nevertheless, there can be global bus systems (0202), but they are not very wide. The FPGA cells or a group of FPGA cells have a connection to 0202. The FPGA cells or a group of FPGA cells have a connection to 0202. The FPGA cells are arranged in a two-dimensional array. 0204 is an edge cell located at the edge of the array and thus is in close proximity to the terminals at the edge of the unit.

25

30

35

Figure 3 shows a DFP according to PACT02. The PAE cells (0303) are wired to the bus systems (0301) via a bus interface (0304). Bus systems 0301 can be wired together via a bus switch (0302). The PAE cells are arranged in a two-dimensional array. 0305 is an edge cell located on the edge of the array and is thus in close proximity to the terminals at the edge of the unit.

Figure 4a shows an FPGA edge according to Figure 1.

Figure 4b shows an FPGA edge according to Figure 2. Several INPUT/OUTPUT CELLS (0412) are arranged outside the edge cells (0411), with individual CELLs or groups of CELLs connected to the E-BUS (0414) via the internal bus systems (0413) and the direct connections of the edge cells (0417). The number of INPUT/OUTPUT CELLs depends on their own width in relation to the width of the internal bus systems (0413) and the number of direct connections (0418). 0415 is an EB-REG. 0416 is a state machine. A bus system (0417) by means of which the state machine controls the INPUT/OUTPUT CELLs goes from the state machine to the EB-REG and each individual INPUT/OUTPUT CELL. There may be multiple 0415s and 0416s by combining a number of 0412s into groups, each managed by a 0415 and 0416.

Figure 5 shows a DFP edge according to Figure 3. Outside the edge cells (0501) are arranged several INPUT/OUTPUT CELLs (0502) which are connected individually or in groups to the E-BUS (0504) by the internal bus systems (0503). The number of INPUT/OUTPUT CELLs depends on their own width in relation to the width of the internal bus systems (0503). 0505 is an EB-REG. 0506 is a state machine. The state machine controls the INPUT/OUTPUT

5

10

15

20

25

CELLs via a bus system (0507) which goes from the state machine to the EB-REG and each individual INPUT/OUTPUT CELL. There may be multiple 0505s and 0506s by combining a number of 0412s into groups, each managed by a 0505 and 0506.

Figure 6 shows an OUTPUT CELL 0601. Outside of 0601 there are the EB-REG (0602) and the state machine (0603) plus a gate (0604) which connects the state machine to the E-BUS (0605) if it is the E-BUS MASTER. Access to the EB-REG is possible via the E-BUS (0605), the I-BUS (0613) and the PLU bus (0609). In addition, when the unit is reset, the MASTER bit can be set via an external terminal (0614) leading out of the unit. The state machine (0603) has read and write access to 0602. In the OUTPUT CELL there is a multiplexer (0606) which assigns control of the E-GATE (0607) to either the E-BUS MASTER or the state machine (0603). The MODE PLUREG (0608) is set via the PLU bus (0609) or the I-BUS (0613) and it configures the address counter (0610) and the state machine (e.g., masking out the OUTPUT CELL). If data of the I-BUS (0613) is stored in the I-GATE-REG (0611), the access is noted in SET-REG (0612). The state of 0612 can be polled via 0607 on the E-BUS. Read access (E-GATE 0607 is activated) resets 0612. The addresses generated by 0610 and the data of 0611 are transferred to the E-BUS via gate 0607. There is the possibility of dynamically reconfiguring and controlling the OUTPUT CELL via the unit itself (DFP, FPGA, DPGA, etc.) rather than through the PLU. The I-BUS connection to the EB-REG (0602) and the MODE PLUREG (0608) serves this function.

Figure 7 shows an INPUT CELL 0701. Outside of 0701 there are the EB-REG (0702) and the state machine (0703), as well as a gate (MASTER GATE) (0704) which connects the state machine to the E-BUS (0705) if it is in the E-BUS MASTER mode. Access to EB-REG is possible via the E-BUS

5

10

15

20

25

30

35

The state of the second second

(0705), the I-BUS (0713) and the PLU bus (0709). Furthermore, when the unit is reset, the MASTER bit can be set via an external terminal (0714) leading out of the unit. The state machine (0703) has read and write access to 0702. In the INPUT CELL there is a multiplexer (0706) which assigns control of the E-GATE-REG (0707) to either the E-BUS MASTER or the state machine (0703). The MODE PLUREG (0708) is set via the PLU bus (0709) or the I-BUS (0713) and it configures the address counter (0710) and the state machine (e.g., masking out the INPUT CELL). If data of the E-BUS (0705) is stored in the E-GATE-REG (0707), the access is noted in the SET-REG (0712). The state of 0712 can be polled on the E-BUS via a gate (0715) whose control is the same as that of the latch (0707). A read access - E-GATE 0711 is activated and the data goes to the I-BUS (0713) - resets 0712 via 0717. As an alternative, 0712 can be reset (0718) via the state machine (0703). The addresses generated by 0710 are transferred via the gate (ADR-GATE) 0716 to the E-BUS. 0716 is activated by the state machine (0703) when it is E-BUS MASTER. There is the possibility of dynamically reconfiguring and controlling the INPUT CELL via the unit itself (DFP, FPGA, DPGA, etc.) instead of through the PLU. The I-BUS connection to the EB-REG (0702) and the MODE PLUREG (0708) serves this function.

Figure 8 shows the MODE PLUREG of an INPUT or OUTPUT CELL written by the PLU via the PLU bus (0802) or via an I-BUS (0808). The respective bus system is selected by the multiplexer (0809) (control of the multiplexer is not shown because an ordinary decoder logic can be used). The counter settings such as step length, counting direction and enabling of the counter are sent directly (0807) to the counter (0803). The basic address can either be written directly (0805) into the counter via a load (0804) or stored temporarily in an extension (0811) of 0801. Records in 0801 that are relevant for the state

5

10

15

20

25

30

35

machine go to the state machine via a gate (0806) which is opened by the state machine for the INPUT or OUTPUT CELL activated at the time.

Figure 9a shows a bus interface circuit with a state machine (0901), MASTER GATE (0902) and EB-REG (0903). The INPUT CELLs (0904) transfer data from the E-BUS (0905) to the II-BUS (0906). The OUTPUT CELLs (0907) transfer data from the IO-BUS (0908) to the E-BUS (0905). All units are linked together by the control bus (0909).

Figure 9b shows a bus interface circuit with state machine (0901), MASTER GATE (0902) and EB-REG (0903). The INPUT CELLS (0904) transfer data from the E-BUS (0905) to the bidirectional I-BUS (0910). The OUTPUT CELLS (0907) transfer data from the bidirectional I-BUS (0910) to the E-BUS (0905). All units are linked together over the control bus (0909). Interface circuits which use both possibilities (Figures 9a and 9b) in a hybrid design are also conceivable.

Figure 10a shows the interconnections of two units (DFPs, FPGAs, DPGAs, etc.) (1001) interconnected via the E-BUS (1002).

Figure 10b shows the interconnection of a number of units (DFPs, FPGAs, DPGAs, etc.) (1001) via the E-BUS (1002).

Figure 10c shows the interconnection of a number of units (DFPs, FPGAs, DPGAs, etc.) (1001) via the E-BUS (1002). The interconnection can be expanded to a matrix. One unit (1001) may also manage multiple bus systems (1002).

Figure 10d shows the interconnection of a unit (DFP, FPGA, DPGA, etc.) (1001) to a memory unit or a memory bank (1003) via the E-BUS (1002).

A CONTROL OF THE SECOND STATE OF THE SECOND ST

15

20

25

30

Figure 10e shows the interconnection of a unit (DFP, FPGA, DPGA, etc.) (1001) to a peripheral device or a peripheral group (1004) via the E-BUS (1002).

Figure 10f shows the interconnection of a unit (DFP, FPGA, DPGA, etc.) (1001) to a memory unit or a memory bank (1003) and to a peripheral device or a peripheral group (1004) via the E-BUS (1002).

Figure 10g shows the interconnection of a unit (DFP, FPGA, DPGA, etc.) (1001) to a memory unit or a memory bank (1003) and to a peripheral device or a peripheral group (1004) plus another unit (DFP, FPGA, DPGA, etc.) (1001) via the E-BUS (1002).

15

20

25

30

35

Figure 11 shows the architecture of the EB-REG. The bus systems E-BUS (1103), the PLU bus (1104) over which the PLU has access to the EB-REG, and the local internal bus between the INPUT/OUTPUT CELLs, the state machine and the EB-REG (1105, see 0407, 0417, 0517) and possibly an I-BUS (1114) are connected to a multiplexer (1106). The multiplexer (1106) selects either one of the buses or the feedback to the register (1108) and switches the data through to the input of the register (1108). The MASTER bit is sent separately over the multiplexer (1107) to the register (1108). The multiplexer is controlled by the RESET signal (1101) (resetting or initializing the unit). If a RESET signal is applied, the multiplexer (1107) switches the signal of an external chip connection (1102) through to the input of the register (1108); otherwise the output of the multiplexer (1106) is switched through to the input of the register (1108). Thus MASTER may be preallocated. The register (1108) is clocked by the system clock (1112). The contents of the register (1108) are switched via a gate (1109, 1110, 1111, 1113) to the respective bus system (1103, 1104, 1105, 1114) having read access at that time. The control of the gates (1109, 1110, 1111, 1113) and of the multiplexer (1106) is not shown because an ordinary decoder logic may be used.

5.Embodiments

5

10

Figure 12 shows an example using the standard bus system RAMBUS (1203). A unit (DFP, FPGA, DPGA, etc.) (1201) is connected to other units (memories, peripherals, other DFPs, FPGAs, DPGAs, etc.) (1202) over the bus system (1203). Independently of the bus system (1203), the unit (1201) may have additional connecting lines (1204), e.g., as is customary in the related art, for connecting any desired circuits.

- 1. Bus system produced by bundling several individual lines or buses or subbuses (see Figures 4, 5) within a unit of the DFP, FPGA or DPGA type as well as all units having a two- or multi-dimensional programmable cell architecture (see Figures 1, 2, 3) by means of which multiple units can be combined and/or memories and/or peripherals can be connected (see Figure 10).
- 2. Bus system according to Claim 1, characterized in that one or more interfaces (Figures 6, 7) assume the function of combining the lines and create the bus system.
- 3. Bus system according to Claims 1 and 2, characterized in that one or more state machines (0703/0603) control the interfaces (see Figures 6, 7).
- 4. Bus system according to Claims 1, 2 and 3, characterized in that the state machine also controls the external bus.
- 5. Bus system according to Claims 1 and 2, characterized in that there is an address generator (0610/0710) which generates the addresses for the units to be contacted via the bus.
- 6. Bus system according to Claims 1 and 2, characterized in that the interfaces use one or more internal bus systems which may comprise multiple lines (see Figures 4, 5) for reading and writing (see Figure 9a, I-BUS).
- 7. Bus system according to Claims 1 and 2, characterized in that the interfaces use one or more internal bus systems which may comprise multiple lines

- 8. Bus system according to Claims 1 and 2, characterized in that the interfaces operate one or more internal bus systems which may comprise multiple lines (see Figures 4, 5) in hybrid operation according to claims 6 and 7.
- 9. Bus system according to Claims 1 and 2, characterized in that there is one register for managing and controlling the bus system (EB-REG 0702, 0602).
- 10. Bus system according to Claims 1 and 2, characterized in that the bus is controlled by a unit (E-BUS MASTER) which accesses a plurality of lower-level units (E-BUS SLAVE).
- 11. Bus system according to Claims 1, 2 and 10, characterized in that the bus control is transferred dynamically from one unit (E-BUS MASTER) to another (MASTER record in EB-REG).
- 12. Bus system according to Claims 1, 2, 10 and 11, characterized in that a lower-level unit (E-BUS SLAVE) can request the bus control (record of REQ-Master in EB-REG).
- 13. Bus system according to Claims 1 and 2, characterized in that there is a register indicating whether data are stored in the interfaces (SET-REG, 0612, 0712).
- 14. Bus system according to Claims 1 and 2, characterized in that the interfaces are either implemented directly on the unit or are created by the configuration of logic cells, i.e., cells in DFP, FPGA,

DPGA or similar units which fulfill simple logical or arithmetic functions according to their configuration.

- 15. Bus system according to Claims 1 and 2, characterized in that the interfaces can be configured by a primary logic unit and/or the unit itself (see Figures 8, 11).
- 16. Bus system according to Claims 1, 2 and 15, characterized in that the primary logic unit is partially integrated on the unit.
- 17. Bus system according to Claims 1 and 2, characterized in that standard bus systems can be used (see Figure 12).
- 18. Bus system according to Claims 1 and 2, characterized in that the unit has additional ordinary connections in the manner customary with DFPs, FPGAs, DPGAs, etc. (see Figure 12, 1201, 1204).

6.Definition of terms

ADR-GATE: Gate which switches addresses to the E-BUS if the unit is in E-BUS MASTER mode.

DFP: Data flow processor according to German Patent DE 44 16 881.

DPGA: Dynamically programmable gate array. Related art.

D flip-flop: Storage element which stores a signal at the rising edge of a clock pulse.

EB-REG: Register that stores the status signals between I-BUS and E-BUS.

E-BUS: External bus system outside a unit.

E-BUS MASTER: Unit that controls the E-BUS. Active.

E-BUS SLAVE: Unit controlled by the E-BUS MASTER. Passive.

E-GATE: Gate which is controlled by the internal state machine of the unit or by the E-BUS MASTER and switches data to the E-BUS.

E-GATE-REG: Register into which data transmitted to the E-BUS over the E-GATE is entered.

E-READ: Flag in the EB-REG indicating that the OUTPUT CELLS have been transferred completely to the E-BUS.

E-WRITE: Flag in the EB-REG indicating that the E-BUS has been transferred completely to the INPUT CELLS.

Flag: Status bit in a register, indicating a state.

\$ 2²

FPGA: Field programmable gate array. Related art.

Handshake: Signal protocol where a signal A indicates a state and another signal B confirms that it has accepted signal A and responded to it.

INPUT CELL: Unit transmitting data from the E-BUS to an I-BUS.

I-BUSn (also I-BUS): Internal bus system of a unit, which may also consist of bundles of individual lines, where n indicates the number of the bus.

II-BUSn (also II-BUS): Internal bus system of a unit, which may also consist of bundles of individual lines, with n denoting the number of the bus. The bus is driven by an INPUT CELL and goes to logic inputs.

IO-BUSn (also IO-BUS): Internal bus system of a unit, which may also consist of bundles of individual lines, with n denoting the number of the bus. The bus is driven by logic outputs and goes to an OUTPUT CELL. n indicates the number of the bus.

I-GATE: Gate that switches data to the I-BUS.

I-GATE-REG: Register which is controlled by the internal state machine or by E-BUS MASTER and into which data transmitted over the I-GATE to the I-BUS is entered.

I-READ: Flag in the EB-REG indicating that the INPUT CELLs have been completely transferred to the I-BUS.

I-WRITE: Flag in the EB-REG indicating that the I-BUS has been completely transferred to the OUTPUT CELLs.

Edge cell: Cell at the edge of a cell array, often with

direct contact with the terminals of a unit.

Configuring: Setting the function and interconnecting a logic unit, a (FPGA) cell (logic cell) or a PAE (see reconfiguring).

Primary logic unit (PLU): Unit for configuring and reconfiguring a PAE or logic cell. Embodied by a microcontroller specifically designed for this purpose.

Latch: Storage element which usually relays a signal transparently during the H level and stores it during the L level. Latches where the function of levels is exactly the opposite are sometimes used in PAEs. An inverter is then connected before the clock pulse of a conventional latch.

Logic cells: Configurable cells used in DFPs, FPGAs, DPGAs, fulfilling simple logical or arithmetic functions, depending on configuration.

MASTER: Flag in EB-REG showing that the E-BUS unit is a MASTER.

MODE PLUREG: Register in which the primary logic unit sets the configuration of an INPUT/OUTPUT CELL.

OUTPUT CELL: Unit that transmits data from an I-BUS to the E-BUS.

PAE: Processing array element: EALU with O-REG, R-REG, R20-MUX, F-PLUREG, M-PLUREG, BM UNIT, SM UNIT, sync UNIT, state-back UNIT and power UNIT.

PLU: Unit for configuring and reconfiguring a PAE or a logic cell. Embodied by a microcontroller specifically designed for this purpose.

•

REQ-MASTER: Flag in the EB-REG indicating that the unit would like to become E-BUS MASTER.

RS flip-flop: Reset/set flip-flop. Storage element which can be switched by two signals.

SET-REG: Register indicating that data has been written in an I-GATE-REG or E-GATE-REG but not yet read.

STATE-GATE: Gate switching the output of the SET-REG to the E-BUS.

Gate: Switch that relays or blocks a signal. Simple comparison: relay.

Reconfiguring: New configuration of any number of PAEs or logic cells while any remaining number of PAEs or logic cells continue their own function (see configuring).

State machine: Logic which can assume miscellaneous states. The transitions between states depend on various input parameters. These machines are used to control complex functions and belong to the related art.

7. Conventions

7.1. Naming conventions

Unit: -UNIT

Operating mode: -MODE

Multiplexer: -MUX

Negated signal: not-

Register for PLU visible: -PLUREG

Internal register: -REG
Shift registers: -sft

7.2Function convention

Shift registers: sft

AND function: &

A	В	Q
0	0	0
0	1	0
1	0	0
1	1	1

OR function: #

A	A B	
0	0	0
0	1	1
1	0	1
1	1	1

NOT function: !

A	Q
0	1
1	0


GATE function: G

EN	D	Q
0	0	-
0	1	_

EN	D	Q
1	0	0
1	1	1

176808-1





U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

VERIFIED STATEMENT CLAIMING SMALL ENTITY STATUS 37 CFR 1.9(c-f) and 1.27(b-d)

Docket Number 2885/10

Application Number 08/947,254

Filing Date October 8, 1997

Not yet assigned

Art Unit

Invention Title

IO AND MEMORY BUS SYSTEM FOR DFPs AND UNITS WITH TWO- OR MULTIDIMENSIONAL PROGRAMMABLE CELL ARCHITECTURES

Inventor(s)

VORBACH et al.

Address to:

Assistant Commissioner for Patents

Washington D.C. 20231

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents and Trademarks, Washington, D.C. 20231, on

Date 2+ MArch 1998 Atty's Reg. # 34,098

Atty's Signature

With respect to the invention described in application 08/947,254, filed October 8, 1997, I declare that I am an official of the small business concern empowered to act on behalf of the concern identified below:

Name of Concern:

PACT GMBH

Address of Concern: Kreutler Beteiligungs GmbH

Kaiserallee 15C

D-76122 Karlsruhe, GERMANY

and that the above identified small business concern qualifies as a small business concern as defined in 13 CFR 121.3-18, and reproduced in 37 CFR 1.9(d), for purposes of paying reduced fees under Section 41(a) and (b) of Title 35 U.S.C., in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or a third party or parties controls or has the power to control both. I hereby declare that all rights under contract or law have been conveyed to the above identified Small Business Concern, and no rights to the invention are held (1) by any person who could not be classified as an independent inventor under 37 CFR 1.9(c) if that person had made the invention, (2) any concern which would not qualify as a small business concern under 37 CFR 1.9(d) or (3) a non-profit organization under 37 CFR 1.9(e).

2. ACKNOWLEDGEMENT OF DUTY TO NOTIFY PTO OF STATUS CHANGE

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b)).

3. DECLARATION

© Kenyon & Kenyon 1997

14

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further than these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment or both, under 18 USC 1001, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

		· · · · · · · · · · · · · · · · · · ·		
Signer's Name	" KREUTLER	Signature CM	AU	Date Ol/Re/Ap
Signer's Title	PLESID	EUT		
Signer's Addr	UAISERA	USE ISC,	D-76133	UARLSDUKE, CHERROY
:				



APPOINTMENT OF POWER OF ATTORNEY BY ASSIGNEE OF ENTIRE INTEREST

[2885/10]

PACT GmbH as assignee of the entire right, title, and interest in the application for patent entitled IO AND MEMORY BUS SYSTEM FOR DFPs AND UNITS WITH TWO- OR MULTIDIMENSIONAL PROGRAMMABLE CELL ARCHITECTURES, for which an application for Letters Patent was filed on October 8, 1997 as Application Serial No. 08/947,254, does hereby appoint Edward J. Handler, III (Registration No. 25,597), and Michelle M. Carniaux (Registration No. 36,098), as my attorneys with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith.

Please address all communications regarding this application to:

Michelle M. Carniaux, Esq. KENYON & KENYON One Broadway New York, New York 10004

Please direct all telephone calls to Michelle M. Carniaux at (212) 425-7200.


PACT GmbH Kreutler Beteiligungs GmBH Kaiserallee 15C D-76122 Karlsruhe, GERMANY


Dated: 21.02, 1998


Name: M

ne: Marcel Kreutler


Position: PACT GmbH









1.00





A Thirth Chart is a


\$



















U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

DECLARATION

ATTORNEY'S DOCKET NO. 2885/10

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name. I believe I am an original, first, and joint inventor of the subject matter that is claimed and for which a patent is sought on the invention entitled IO AND MEMORY BUS SYSTEM FOR DFPs AND UNITS WITH TWO- OR MULTIDIMENSIONAL PROGRAMMABLE CELL ARCHITECTURES, for which an application for Letters Patent was filed on October 8, 1997 as Application Serial No. 08/947,254.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56(a).

PRIOR UNITED STATES APPLICATION(S)

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION NUMBER	FILING DATE (day, month, year)	STATUS (i.e. Patented, Pending, Abandoned)
None		

PRIOR FOREIGN APPLICATION(S)

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

APPLICATION NUMBER	FILING DATE (day, month, year)	COUNTRY	PRIORITY CLAIMED
DE 19654595.1	20 December 1996	Germany	Yes

SEND CORRESPONDENCE, AND DIRECT TELEPHONE CALLS TO:

Michelle M. Carniaux, Esq. KENYON & KENYON One Broadway New York, New York 10004 (212) 425-7200 (phone) (212) 425-5288 (facsimile)

I declare that all statements made herein of my own knowledge are true and all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under § 1001 of Title 18 of the United States Code and that such willful statements may jeopardize the validity of the application or any patent issuing thereon.

		· · · · · · · · · · · · · · · · · · ·		
FULL NAME OF	FAMILY NAME	FIRST GIVEN NAME		SECOND GIVEN NAME
INVENTOR	VORBACH	Martin		
RESIDENCE & CITIZENSHIP	CITY	STATE OR FOREIGN COUNTRY		COUNTRY OF CITIZENSHIP
	D-76149 KARLSRUHE			GERMAN
POST OFFICE ADDRESS	POST OFFICE ADDRESS	CITY		STATE & ZIP CODE/COUNTRY
	HAGEBUTTENWEG 36	D-76149 KARLS		GERMANY
Signature Partin Vorbach		Date 4. marc		unch 1998
FULL NAME OF	FAMILY NAME	FIRST GIVEN NAME		SECOND GIVEN NAME
INVENTOR	MÜNCH	Robert		
RESIDENCE & CITIZENSHIP	СІТҮ	STATE OR FOREIGN COUNTRY		COUNTRY OF CITIZENSHIP
	D-76149 KARLSRUHE			GERMAN
POST OFFICE ADDRESS			STATE & ZIP CODE/COUNTRY	
	HAGEBUTTENWEG 36	D-76149 KARLSRUHE		GERMANY
Signature Roset In In Date G. Mound			d 1998	

.